|  |  |
| --- | --- |
| 2017-FPTU-L-01 | **KẾ HOẠCH TRIỂN KHAI HỌC PHẦN**  PLAN OF COURSE IMPLEMENTATION |

DANANG CAMPUS

**Tên học phần/***Course name: Tổ chức và kiến trúc máy tính – CEA201*  
Course name

1. **Thời gian triển khai: Học kỳ: Fall 2022 từ 05/09/2022 đến 12/11/2022**

*Duration: Semester ………from………to……*

1. **Số lớp triển khai/***Number of classes : 01*
2. **Đề cương triển khai:** [Course: TinTT19-FA22-CEA201-Computer Organization and Architecture (fpt.edu.vn)](https://lmsdn.fpt.edu.vn/course/view.php?id=2237)

*Implement in accordance with Syllabus: <name of syllabus and link to LMS>*

1. **Danh sách Giảng viên triển khai học phần/** *List of Classes and Lecturers:*

|  |  |  |  |
| --- | --- | --- | --- |
| STT  *No.* | Tên giảng viên  *Lecturer* | STT  *No.* | Tên giảng viên  *Lecturer* |
| 1 | SE17C02 – Trần Trung Tín | 4 |  |
| 2 |  | 5 |  |
| 3 |  | 6 |  |

1. **Danh sách giảng viên hỗ trợ, trợ giảng, khách mời (nếu có),**

*Supporting Lecturers, assistants, guest speakers (if any)*

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| STT  No. | Họ và tên  Full name | Vai trò  Role | Nội dung  Content | Thời lượng  Duration | Thời gian  Time | Số lớp  No of Class | Kinh phí  Budget |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

1. **Các hoạt động phát sinh:** *Addtional Activities:*

|  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- |
| STT  No. | Họ và tên  Full name | Mục tiêu  Target | | Thời lượng  Duration | Thời gian  Time | Số lớp  No of Class | Kinh phí  Budget |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

1. **Tài liệu tham khảo bổ sung/***Additional References:*
2. **Môi trường, công cụ triển khai bổ sung/** *Update Environments and Tools (if any):*
3. Thực hiện giảng dạy hoặc sử dụng trên những website nào:

*Websites for Teaching or Using:*

1. Yêu cầu về công cụ, kỹ thuật đặc thù gì *(cái gì, ở đâu, như thế nào…)*

*Specific Tools and technical required (What? Where? How?, etc.)*

1. Kênh trao đổi thông tin giữa thầy và trò *(kể cả việc nộp bài, cho điểm, nhận xét…)*

*Communication channels among lecturers and students (including submitting assignments, marking, and giving comment)*

***10. Lịch triển khai môn học***

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
| *Slot* | *Week* | *Chapter -Topic -Content* | *Assessment* | *Assignment Homework* | *Note* |
| *1* | *05/09/2022* | Introduction to the course Chapter 1: Introduction 1.1 Organization and Architecture 1.2 Structure and Function  Assessing exercises of chapter 1 Chapter 2: Computer Evolution and Performance 2.1 A Brief History of Computers |  |  |  |
| *2* | Chapter 2: (cont)  2.2 Designing for Performance  2.3 Multicore, MICs, and GPGPUs Chapter 2 2.6 Performance Assessment |  |  |  |
| *3* | *12/09/2022* | Assessing exercises of chapter 2 Chapter 3: A Top-Level View of Computer Function and Interconnection 3.1 Computer Components  3.2 Computer Function 3.3 Interconnection Structures |  |  |  |
| *4* | Chapter 3: (cont’)  3.4 Bus Interconnection   Assessing exercises of chapter 3 Chapter 4: Cache Memory 4.1 Computer Memory System Overview  4.2 Cache Memory Principles |  |  |  |
| *5* | *19/09/2022* | Chapter 4: (cont)  4.3 Elements of Cache Design 4.3 Elements of Cache Design (cont)  Assessing exercises of chapter 4 Chapter 5: Internal Memory 5.1 Semiconductor Main Memory  *Exercise 1* |  |  |  |
| *6* | Chapter 5: (cont) 5.2 Error Correction  5.3 Advanced Dram Organization  5.3 Advanced Dram Organization (cont) |  |  |  |
| *7* | *26/09/2022* | Assessing exercises of chapter 5 Chapter 6 External Memory 6.1 Magnetic Disk  6.2 Raid  6.2 Raid (cont) |  |  |  |
| *8* | Chapter 6 External Memory 6.3 Solid State Drives Assessing exercises of chapter 6 Chapter 7: Input/Output 7.1 External Devices 7.2 I/O Modules Assessing exercises of chapter 6 Chapter 7 Input/Output 7.3 Programmed I/O |  |  |  |
| *9* | *03/10/2022* | Chapter 7: (cont) 7.4 Interrupt-Driven I/O  7.6 I/O Channels and Processors Assessing exercises of chapter 7 Chapter 8: Operating System Support 8.1 Operating System Overview |  |  |  |
| *10* | Assessing exercises of chapter 7 Chapter 8: (cont) 8.1 Operating System Overview (cont) 8.2 Scheduling  Chapter 8 Operating System Support 8.3 Memory Management  *Exercise 2* |  |  |  |
| *11* | *10/10/2022* | Assessing exercises of chapter 8 Chapter 11: Digital Logic 11.1 Boolean Algebra 11.2 Gates  11.3 Combinational Circuit  Assessing exercises of chapter 9 Chapter 12: Instruction Sets: Characteristics and Functions 12.1 Machine Instruction Characteristics |  |  |  |
| *12* | Chapter 12: (cont) 12.2 Types of Operands  12.4 Types of Operations  12.4 Types of Operations (cont)  *Exercise 3* |  |  |  |
| *13* | *17/10/2022* | Assessing exercises of chapter 12 Chapter 13: Instruction Sets: Addressing Modes and Formats 13.1 Addressing Modes 13.3 Instruction Formats  13.5 Assembly Language Practical Assembly Laguage |  |  |  |
| *14* | Practical Assembly Laguage  Practical Assembly Laguage  Practical Assembly Laguage |  |  |  |
| *15* | *24/10/2022* | Practical Assembly Laguage  Practical Assembly Laguage  Practical Assembly Laguage Assignment introduction (1st program) |  |  |  |
| *16* | Practical Assembly Laguage Assignment introduction (2nd programs)  Assessing exercises of chapter 13 Chapter 14 Processor Structure and Function 14.1 Processor Organization  14.2 Register Organization |  |  |  |
| *17* | 31/10/2022 | Chapter 14: (cont) 14.3 Instruction Cycle  14.4 Instruction Pipelining  Assessing exercises of chapter 14 Chapter 15: Reduced Instruction Set Computers 15.1 Instruction Execution Characteristics 15.2 The Use of a Large Register File |  |  |  |
| *18* | Chapter 15: (cont) 15.3 Compiler-Based Register Optimization 15.4 Reduced Instruction Set Architecture  Assessing exercises of chapter 15 Chapter 16: Instruction-Level Parallelism and Superscalar Processors 16.1 Overview  16.2 Design Issues |  |  |  |
| *19* | 07/11/2022 | Assessing exercises of chapter 16 Chapter 17: Parallel Processing 17.1 Multiple Processor Organizations 17.2 Symmetric Multiprocessors  17.3 Cache Coherence and the MESI Protocol 17.4 Multithreading and Chip Multiprocessors  Assessing exercises of chapter 17 Chapter 18: Multicore Computers 18.1 Hardware Performance Issues 18.2 Software Performance Issues  *Exercise 4* |  |  |  |
| *20* | Chapter 18: (cont) 18.3 Multicore Organization  Assessing assigments Review 1  Assessing assigments Review 2 |  |  |  |

|  |  |  |
| --- | --- | --- |
| Người phê duyệt/*Approver*  *GĐCS/Campus’s Director* | Người kiểm tra/*Reviewer*  *TBĐT/Head of Academic Affairs Board)* | Người lập/*Creator*  *CNBM/Head of department* |
|  |  |  |
| Họ tên/*Name:*  Ngày/*Date:* | Họ tên/*Name:*  Ngày/*Date:* | Họ tên/*Name: Trần Trung Tín*  Ngày/*Date: 03/09/2022* |